ubuntu[©]

Spectre(v1/v2/v4) V.S. Meltdown(v3)

Gavin Guo Engineering Technical Lead



Spectre and Meltdown

Meltdown

- Variant 1: bounds check bypass (CVE-2017-5753)
 - PoC of V1
 - Mitigation of V1(Dan William/OSB)
- Variant 2: branch target injection (CVE-2017-5715)
 - PoC of V2
 - Mitigation of V2(retpoline/IBRS/IBPB)
- Variant 4: speculative store bypass (CVE 2018-3639)





Spectre V1: Bounds Check Bypass (CVE-2017-5753)

PoC of Variant 1/3

```
struct array {
```

unsigned long length; unsigned char data[];

```
};
```

Ref: [5]

```
struct array *arr1 = ...; /* small array, arr1->length = 10 */
struct array *arr2 = ...; /* array of size 0x400 */
/* >0x400 (OUT OF BOUNDS!) */
unsigned long untrusted offset from caller = 0, i = 0;
clflush(arr2->data);
While (i < 30) { // branch prediction buffer size
  if (untrusted offset from caller < arr1->length) { // Where Speculation happens if (i == 29)
       unsigned char value = arr1->data[untrusted offset from caller];
       unsigned long index2 = ((value \& 1) * 0x100) + 0x200;
       if (index2 < arr2->length) {
            unsigned char value2 = arr2->data[index2];
  If (i == 28) { untrusted offset from caller = ((void *)addrof(proc banner) - (void *)addr->data); }
     i++;
probe read time(arr2->data[0x200], arr2->data[0x300]); // rdtsc assembly
```

%eax = Rdtsc arr2->data[0x300] ld %ecx, arr2, 0x300 %ebx = Rdtsc



Mitigations of Spectre V1

Variant 1: bounds check bypass (CVE-2017-5753)

[PATCH v4.1 00/10] spectre variant1 mitigations for tip/x86/pti

```
For example, in the presence of branch prediction,
it is possible for bounds checks to be ignored by code
which is speculatively executed. Consider the
following code:
```

```
int load_array(int *array, unsigned int idx)
{
    if (idx >= MAX_ARRAY_ELEMS)
        return 0;
    else
        return array[idx];
}
```

Which, on arm64, may be compiled to an assembly sequence such as:

```
Branch predict CMP <idx>, #MAX_ARRAY_ELEMS

taken B.LT less

MOV <returnval>, #0

RET

less:

LDR <returnval>, [<array>, <idx>]

RET
```

- Variant 1: bounds check bypass (CVE-2017-5753)
 - Mitigated: [PATCH v4.1 00/10] spectre variant1 mitigations for tip/x86/pti

+/*

- + * If idx is negative or if idx > size then bit 63 is set in the mask,
- + * and the value of ~(-1L) is zero. When the mask is zero, bounds check
- + * failed, array_ptr will return NULL.

```
+ */
```

```
+#ifndef array_ptr_mask
```

+static inline unsigned long array_ptr_mask(unsigned long idx, unsigned long sz)

```
+{
```

```
+ return ~(long)(idx | (sz - 1 - idx)) >> (BITS_PER_LONG - 1);
```

```
+}
```

```
+#endif
```

```
+
idx = 33, sz = 32
32 - 1 - 33 = -1 = 0xFFFFFFF
idx | 0xFFFFFFF = 0xFFFFFFFF
~0xFFFFFFFF = 0x0
0x0 >> 31 = 0x0
```

```
idx = 1, sz = 32
32 - 1 - 1 = 30 = 0x1E
idx | 0x1E = 0x1F
~0x1F = 0xFFFFFFE0
0xFFFFFFE0 >> 31 =
0xFFFFFFFF
```

+/**

```
+ * array_ptr - Generate a pointer to an array element, ensuring
```

- + * the pointer is bounded under speculation to NULL.
- + *

+

- + * @base: the base of the array
- + * @idx: the index of the element, must be less than LONG_MAX
- + * @sz: the number of elements in the array, must be less than LONG_MAX + *
- + * If @idx falls in the interval [0, @sz), returns the pointer to
- + * @arr[@idx], otherwise returns NULL.
- + */

+#define array_ptr(base, idx, sz) \
+({

- + union { typeof(*(base)) *_ptr; unsigned long _bit; } __u; \
- + typeof(*(base)) *_arr = (base);
 - unsigned long _i = (idx);

```
unsigned long _mask = array_ptr_mask(_i, (sz));
```

```
+ __u._ptr = _arr + _i;
+ u. bit &= mask;
```

```
+ __u._bit &= _mask;
+ ___ ptr:
```

```
+ __u._ptr;
+})
```

```
+#endif /* NOSPEC H */
```

Spectre V1 mitigation: <u>Ubuntu adopts the</u> <u>patches</u>

cb11ef4db1d0 UBUNTU: SAUCE: arm: no osb() implementation yet 1e738b18f256 UBUNTU: SAUCE: arm64: no osb() implementation yet 2fc7fab69765 UBUNTU: SAUCE: s390/spinlock: add osb memory barrier c5a6edd430fc UBUNTU: SAUCE: powerpc: add osb barrier 71585422c5ed UBUNTU: SAUCE: claim mitigation via observable speculation barrier 3627e88783ac userns: prevent speculative execution 9780ac7b9211 udf: prevent speculative execution 798c6525821d net: mpls: prevent speculative execution 8661e7a75b2a fs: prevent speculative execution 5603071f433b ipv6: prevent speculative execution 98f3f8c322fe ipv4: prevent speculative execution ce20b02844d1 Thermal/int340x: prevent speculative execution 7895a746d217 gla2xxx: prevent speculative execution 8e8527e8a64a carl9170: prevent speculative execution 06c867e7e4a5 UBUNTU: SAUCE: FIX: x86, bpf, jit: prevent speculative execution when JIT is enabled 3cc56bbbc676 x86, bpf, jit: prevent speculative execution when JIT is enabled 81774d484f26 bpf: prevent speculative execution in eBPF interpreter

1fed0ab0bd69 locking/barriers: introduce new observable speculation barrier

The patch set was made by <u>elena.reshetova@intel.com</u>

OVMSA-2018-0015 - Unbreakable Enterprise kernel security update(Oracle)

- KVM: x86: Add memory barrier on vmcs field lookup (Andrew Honig) {CVE-2017-5753}

[4.1.12-61.60.1]

- userns: prevent speculative execution (Elena Reshetova) [Orabug: 27345857] {CVE-2017-5753}

- udf: prevent speculative execution (Elena Reshetova) [Orabug: 27345857] {CVE-2017-5753}
- net: mpls: prevent speculative execution (Elena Reshetova) [Orabug: 27345857] {CVE-2017-5753}
- fs: prevent speculative execution (Elena Reshetova) [Orabug: 27345857] {CVE-2017-5753}
- ipv6: prevent speculative execution (Elena Reshetova) [Orabug: 27345857] {CVE-2017-5753}
- ipv4: prevent speculative execution (Elena Reshetova) [Orabug: 27345857] {CVE-2017-5753}
- Thermal/int340x: prevent speculative execution (Elena Reshetova) [Orabug: 27345857] {CVE-2017-5753}
- cw1200: prevent speculative execution (Elena Reshetova) [Orabug: 27345857] {CVE-2017-5753}
- qla2xxx: prevent speculative execution (Elena Reshetova) [Orabug: 27345857] {CVE-2017-5753}
- p54: prevent speculative execution (Elena Reshetova) [Orabug: 27345857] {CVE-2017-5753}
- carl9170: prevent speculative execution (Elena Reshetova) [Orabug: 27345857] {CVE-2017-5753}
- uvcvideo: prevent speculative execution (Elena Reshetova) [Orabug: 27345857] {CVE-2017-5753}
- bpf: prevent speculative execution in eBPF interpreter (Elena Reshetova) [Orabug: 27345857] {CVE-2017-5753}
- locking/barriers: introduce new observable speculation barrier (Elena Reshetova) [Orabug: 27345857] {CVE-2017-5753}
- x86/cpu/AMD: Remove now unused definition of MFENCE_RDTSC feature (Elena Reshetova) [Orabug: 27345857] {CVE-2017-5753}
- x86/cpu/AMD: Make the LFENCE instruction serialized (Elena Reshetova) [Orabug: 27345857] {CVE-2017-5753}

Spectre V1 mitigation

The mitigation of Spectre v1 is backporting from the upstream to Ubuntu Kernel on 2018/6/1:

[SRU][Xenial][PATCH 0/5] Prevent speculation on user controlled pointer

https://lists.ubuntu.com/archives/kernel-team/2018-June/093096.html




Agenda

- Introduction
- What's the *Side-Channel* Attack?
- Three kinds of branch prediction mechanisms.
 - Generic Branch Predictor
 - Indirect Branch Predictor
 - Return Stack Predictor
- Spectre V2 PoC Summary
- The exploit relies on the knowledge of the symbol locations of certain functions
 - The jump table technique to inject branch target.
 - How to get the base address of kvm_intel.ko/kvm.ko/vmlinux loading address/physical address of user-mapped page/page_offset?

Introduction

- The slide is based on *Jann Horn*'s work[5][9]. Kudos to *Jann Horn*!
- The **PoC** can be downloaded from chromium bugs checking website[<u>9</u>].
- The magic number(jump table or gadget offset) in the slide can be found in the kernel[10]. Using objdump against the kvm-intel.ko/kvm.ko/vmlinux can find the magic number(The vmlinux needs to be extracted first by "scripts/extract-vmlinux boot/vmlinuz-4.9.0-3-amd64 > vmlinux-4.9.0-3").
- As the detail process is too **<u>COMPLICATED</u>**, I had an detail presentation in Chinese at <u>Taiwan Linux Kernel Hackers Club</u> on 2018/06/12:
 - 主題分享:深入Spectre v2 VM 如何攻擊 Host(Understanding Spectre v2 How VM can attack the Host?)
 - <u>https://www.youtube.com/watch?v=zYRI60uAwYc</u>.
 - https://v.youku.com/v_show/id_XMzY2MTQzMzg5Mg
- The Spectre v2 is presented in <u>Beijing Linux Conference 2018</u>.



Ref: [<u>5][7][8]</u>




Three kinds of prediction mechanisms

Generic Branch Predictor

- The **Branch Target Buffer** which is part of the CPU to predict the target address of the branch instruction before the execution unit calculate the result.
- Indirect Branch Predictor
 - Includes Branch History Buffer and Indirect Branch Target
 Buffer. Use the previous branch history as the footprint to index the BHB/IBTB.
- Return Predictor (A.K.A Return Stack Buffer)
 - We haven't analyzed that in detail yet.

🤣 What's Return Stack Buffer(RSB)?




The Return Stack Buffer (RSB) is a microarchitectural structure that holds **predictions** for execution of near **RET** instructions. Each execution of a near CALL instruction adds an entry to the RSB that contains the address of the instruction sequentially following that CALL instruction. The RSB is **not used** or updated by **far** CALL, far RET, or IRET instructions.

Ref: [3:p.28]

What's Generic Branch Predictor?

The Generic Branch Predictor is the Branch Target Buffer which is part of the CPU to predict the target address of the branch instruction before the execution unit calculate the result.




What's Indirect Branch Predictor?

The **branch history buffer (BHB)** stores information about the **last 29 taken branches** - basically a fingerprint of recent control flow - and is used to allow better prediction of indirect calls that can have multiple targets. Only the **lower 20 bits** of the **source** and **target** addresses have an influence on the **branch history buffer**.

What's Indirect Branch Predictor?






What's the Indirect Branch History Buffer XOR Math?

Some of the bits of the BHB state seem to be folded together further using XOR when used for a BTB access, but the precise folding function hasn't been understood yet.


The only fact is that the BHB is shifted **two bits** at a time. We can guess the BHB by the trick.



void bhb_update(uint58_t *bhb_state, unsigned long src, unsigned long dst) {


*bhb_state <<= 2;</pre>

```
*bhb_state ^= (dst & 0x3f);
*bhb_state ^= (src & 0xc0) >> 6;
*bhb_state ^= (src & 0xc00) >> (10 - 2);
*bhb_state ^= (src & 0xc000) >> (14 - 4);
*bhb_state ^= (src & 0x30) << (6 - 4);
*bhb_state ^= (src & 0x300) << (8 - 8);
*bhb_state ^= (src & 0x3000) >> (12 - 10);
*bhb_state ^= (src & 0x30000) >> (16 - 12);
*bhb_state ^= (src & 0xc0000) >> (18 - 14);
```




What's Indirect Branch Predictor?(Fetch Stage)






Spectre V2 - PoC Summary

- Take advantage of the *Branch Target Injection* and *Side-Channel* attack to get the base address of kvm-intel.ko, vmlinux loading address, and physical address of user-mapped pages, page_offset.
- Once we get the base address, we can train the VMExit path for the CPU Speculation to make the Indirect/Generic Branch Predictor jump to the designated eBPF program and peep the privilege data.
- Once the privilege data is fetched by the *Speculation*, use the *Side-Channel* attack to access the **mmap user space page** to cache specific data for the malicious attacker program to **measure** the **time difference** and identify the specific bit of the privilege data.





Attack KASLR and get the base address




- The exploit relies on the knowledge of the **symbol locations** of certain functions.
- With the base address of kvm-intel.ko, kvm.ko, and vmlinux, the Spectre v2 PoC can leverage the BTB and make the exploit more reliable.
- With the **vmlinux** base address, all the kernel's **global variables** address get.
- With the virtual address of the **guest share page**, the **Side-Channel** attack can notify the guest about the result.

How to get the base address of kvm_intel.ko? 🍕

- Guess and train the **Branch History Buffer**(58 bits) by two bits at a time with Jump table setup for specific offset.
- Make the *vmcall* which will VMExit and go through the VMExit calling path to fill the **Branch Prediction Buffer** with **BHB footprint**.
- The BHB footprint can be figured out by the branch target injection skill.


• After the BHB footprint is figured out, the base address of kvm_intel.ko can be calculated by **comparing** BHB footprint with the emulated BHB result by brute-force trying all the possible base address and apply XOR Math operation to the sequential jumps.







More elaborate on the Step 3 BHB Footprint Theft





The BHB Footprint can be figured out by 29 runs. The first two runs' detail attacking process will be illustrated in the next two slides.








Brute Force kvm-intel.ko address

Manually construct the BHB by exclusive-or the src, dst, and the emulated BHB. Then **compare** the **emulated BHB** with the **BHB footprint** from step 3. If it's equal, we figure out the right kvm_intel_base address.



kvm_intel_base [0, 0x100000), kvm_intel_base += 0x1000

/* The jump table offset was collected from the objdump for the * record of branch sequence after VMExit */

struct jump jumps[] = {


{ .src = kvm_intel_base+0x0029, .dst = 0xfffffff81059620 }, { .src = 0xfffffff81059630 , .dst = kvm_intel_base+0x002a }, { .src = kvm_intel_base+0x002c, .dst = kvm_intel_base+0xfaf8 }, { .src = kvm_intel_base+0xfb05, .dst = kvm_intel_base+0xf9b0 }, { .src = kvm_intel_base+0xf9f3, .dst = kvm_intel_base+0xfb06 }, { .src = kvm_intel_base+0xfb2d, .dst = kvm_intel_base+0xfb38 }, { .src = kvm_intel_base+0xfb46, .dst = kvm_intel_base+0xfb4a }, { .src = kvm_intel_base+0xfbbb, .dst = kvm_intel_base+0xfb4a }, };

How to get the base address of kvm.ko and <a>
vmlinux?

- Find out the gadget point where kvm.ko calls kvm-intel.ko and vmlinux calls kvm.ko.
- Construct the instruction table in guess **source** address page and populate with **nop**.
- Construct the instruction table in guess **destination** address page and the instruction table content is to **touch the leak address for side-channel attack**.
- Invoke the *vmcall* and the instructions which causes *VMExit* to trigger the calling path and fill the BTB.
- Call guess source address and it will *speculate* to the destination according to the BTB entry populated in the previous step if the guess address is **matched**. (Even nop instruction is in the source address).

How to get the base address of kvm.ko?






How to get the physical address of mmap user space virtual address?

• mmap a page and the page will be used in the *side-channel* attack for recording the result of the bit identification of victim's data.

• Try to find the **physical address** mapping of the page. As the physical address will be useful to find the PAGE_OFFSET in the next attack.

• After we get the PAGE_OFFSET, we can figure out the virtual address(**PAGE_OFFSET + PA**) for the *side-channel* attack in the kernel to access the page.

How to get the physical address of mmap user space virtual address?



?

How to get the physical address of mmap user space virtual address?


 What's the _GADGET_ for accessing the kernel VA of specific guess physical address?
 \$ grep -i a6b3c0 boot/System.map-4.9.0-3-amd64 fffffff81a6b3c0 R per cpu offset(PER CPU OFFSET ADDRESS;)

unsigned long r8val = phys_addr - 0xf8UL; 0 - fffffff81a6b3c0 = 0x7e594c40
unsigned long rop_relocated_immediate = 0UL - (unsigned long)PER_CPU_OFFSET_ADDRESS;
unsigned long r9val = ((rop_relocated_immediate + PAGE_OFFSET_BASE_ADDRESS) / 8UL);
train_mispredict_and_hypercall(r8val, r9val, PHYS_LOAD_ADDRESS); # fffffffff810a9def
/*


* ffffffff810a9def: * ffffffff810a9df2:	4d 63 f9 m	novslq	<mark>%r8,%rax</mark>
* ffffffff810a9df5:		o3 a6	mov -0x7e594c40(,%r15,8),%r8
* ffffffff810a9dfc:	81		# %r8 = %r15 * 8 - 0x7e594c40 = *(PAGE_OFFSET_BASE_ADDRESS)
* ffffffff810a9dfd:* ffffffff810a9e01:	4a 8d 3c 00 4d 8b a4 00 f8 0		lea (%rax,%r8,1),%rdi mov 0xf8(%r8,%rax,1),%r12
			# %r12 = *(phys_addr + PAGE_OFFSET_BASE_ADDRESS)

How to get the page_offset virtual address?





Indirect Branch Prediction and Intel® Hyper-Threading Technology (Intel® HT Technology)



- In a processor supporting Intel ® Hyper-Threading Technology, a core (or physical processor) may include multiple logical processors.
- In such a processor, the logical processors sharing a core may share indirect branch predictors. As a result of this sharing, software on one of a core's logical processors may be able to control the predicted target of an indirect branch executed on another logical processor of the same core. This sharing occurs only within a core.
- Software executing on a logical processor of one core cannot control the predicted target of an indirect branch by a logical processor of a different core.

Indirect Branch Prediction


The processor uses indirect branch predictors to control only the operation of the branch instructions enumerated in the table below.

Table 2-1. Instructions that use Indirect Branch Predictors

Branch Type	Instruction	Opcode
Near Call Indirect	CALL r/m16, CALL r/m32, CALL r/m64	FF /2
Near Jump Indirect	JMP r/m16, JMP r/m32, JMP r/m64	FF / 4
Near Return	RET, RET Imm16	C3, C2 I w

Predictor Mode

- To prevent attacks based on branch target injection, it can be important to ensure that less privileged software **cannot** control use of the branch predictors by more privileged software. For this reason, it is useful to introduce the concept of predictor mode.
- There are **four** predictor modes:
 - 1). host-supervisor, 2). host-user, 3). guest-supervisor, and
 4). guest-user.
- The **guest predictor** modes are considered **less privileged** than the **host predictor** modes. Similarly, the user predictor modes are considered less privileged than the supervisor predictor modes.



1. Retpoline

- a. Kernel patch(inline assembly with volatile flag cannot be affected by the recompilation): [PATCH v6 00/10] Retpoline:
 <u>Avoid speculative indirect calls in kernel</u>
- b. Kernel space/user space recompilation with retpoline enabled GCC compiler.
- c. 2018 Feb 21: gcc packages supporting retpoline options for x86 published to <u>Ubuntu 17.10</u>, <u>Ubuntu 16.04 LTS</u>, and <u>Ubuntu 14.04 LTS</u>.[KB]
- 2. Microcode + IBRS patch
- 3. Microcode + IBPB patch

Retpoline Theory

Indirect branch construction		
origin	retpoline	
jmp *%r11	call set_up_target; (1) capture_spec: (4) pause; jmp capture_spec; set_up_target: mov %r11, (%rsp); (2) ret; (3)	

Retpoline cost

- To compile the whole system with the retpoline enabled GCC compiler[pit].
- And obviously, if you **do not** have the **sources** to the target **you are trying** to protect, **IBRS** allows you to run it in a protected fashion --while it cannot easily be retpolined or the software **cannot be rebuilt** for some reasons[<u>pit</u>].

Mitigation of Spectre V2 - IBRS V.S. IBPB

The CPUID instruction enumerates support for the indirect branch control mechanisms using three feature flags in CPUID.(EAX=7H,ECX=0):EDX:[tim][intel]


Table 2-2. CPUI D Leaf 07H, Sub-leaf 0: Updated EDX Register Details


I nitial EAX Value	Information Provided About the Processor		
Stru	Structured Extended Feature Flags Enumeration Leaf (Output depends on ECX input value)		
07H	EDX	NOTES: Leaf 07H main leaf (ECX = 0). If ECX contains an invalid sub-leaf index, EAX/EBX/ECX/EDX return 0. Bits 25-00: Reserved Bit 26: IBRS and IBPB supported Bit 27: STIBP supported Bit 28: Reserved Bit 29: IA32_ARCH_CAPABILITIES supported Bits 31-30: Reserved	

If software sets IA32_SPEC_CTRL.IBRS to 1 after a transition to a more privileged predictor mode, predicted targets of indirect branches executed in that predictor mode with IA32_SPEC_CTRL.IBRS =1 cannot be controlled by software that was executed[intel]

1). In a **less privileged** predictor mode

2). On **another** logical processor.(imply **STIBP**)





Support Based on Software Enabling[intel]

- If IA32_SPEC_CTRL.IBRS is **already** 1 before a transition to a more privileged predictor mode, **some processors** may allow the predicted targets of indirect branches executed in that predictor mode to be controlled by software that executed before the transition. It is **not** necessary to clear the bit first; **writing** it with a value of 1 after the transition suffices, regardless of the bit's original value.
- Enhanced IBRS doesn't need to write to the register every time when entering the mode from lower privilege to higher privilege. A processor supports enhanced IBRS if RDMSR returns a value of 1 for bit 1 of the IA32_ARCH_CAPABILITIES MSR.

IBRS limitation with RSB

• Setting IA32_SPEC_CTRL.IBRS to 1 **does not suffice** to prevent the predicted target of a **near return** from using an **RSB entry** created in a less privileged predictor mode.

- Software can avoid this by using:
 - An **RSB overwrite sequence** following a transition to a more privileged predictor mode.
 - if supervisor-mode execution prevention (SMEP) is enabled.

IBRS(Indirect Branch Restricted Speculation) cost

"noibrs"/ibrs_enabled controls the IBRS feature in the SPEC_CTRL model-specific register (MSR) when SPEC_CTRL is present in cpuid (post microcode update). When ibrs_enabled is set to 1 the **kernel** runs with **indirect branch restricted speculation**, which **protects** the **kernel space** from attacks (even from hyperthreading/simultaneous multi-threading attacks). When IBRS is set to 2, **both userland and kernel** runs with indirect branch restricted speculation. This protects **userspace from hyperthreading/simultaneous multi-threading attacks** as well, and is also the default on AMD processors (family 10h, 12h and 16h). This feature addresses CVE-2017-5715, variant #2.

echo 0 > /sys/kernel/debug/ibrs_enabled will turn off IBRS echo 1 > /sys/kernel/debug/ibrs_enabled will turn on IBRS in kernel echo 2 > /sys/kernel/debug/ibrs_enabled will turn on IBRS in both userspace and kernel

IBRS(Indirect Branch Restricted Speculation) cost

- The cost of IBRS performance **varies** with processor generation. **Skylake** incurs the **least overhead**. It is expected that future generations will be better still[<u>pit</u>]. Behavior with exhausted return stack predictors is not well-specified, which means we must potentially avoid underflow. For example, in the case that the hardware chose to instead turn to another predictor.
- A naked **indirect call** (with **IBRS enabled**) on Skylake and a **retpolined call** have approximately **the same** cost.(I have not compared this cost for pre-Skylake uarchs.)[pjt]
- The transition cost for enabling/disabling the feature as we schedule into (and out of) **protected code**[pit].

Guest predictor

Guest User predictor mode

Supervisor

Host predictor

Hsot User

Supervisor

predictor mode

predictor mode

predictor mode

mode

Guest

mode


Host

Indirect branch predictor barrier (IBPB)[intel]


- Enabling IBRS **does not** prevent software from controlling the predicted targets of indirect branches of unrelated software executed later at **the same predictor mode** (for example, between **two different user applications, or two different virtual machines**). Such isolation can be ensured through use of the IBPB command.
- The **indirect branch predictor barrier (IBPB)** is an indirect branch control mechanism that establishes a barrier, **preventing** software that executed **before** the barrier from controlling the predicted targets of indirect branches executed after the barrier.

- IBPB can be used in conjunction with IBRS to account for cases that IBRS does not cover:[intel]
 - IBRS does not prevent software from controlling the predicted target of an indirect branch of unrelated software (e.g., a different user application or a different virtual machine) executed at the same predictor mode. Software can prevent such control by executing an IBPB command when changing the identity of software operating at a particular predictor mode (e.g., when changing user applications or virtual machines).
 - Software may choose to clear IA32_SPEC_CTRL.IBRS in certain situations (e.g., for execution with CPL = 3 in VMX root operation). In such cases, software can use an IBPB command on certain transitions (e.g., after running an untrusted virtual machine) to prevent software that executed earlier from controlling the predicted targets of indirect branches executed subsequently with IBRS disabled.

Mitigation of Spectre V2 - IBPB use cases



Case two: a different virtual machine switch.



Indirect Branch Prediction Barriers (ibpb)

"noibpb"/ibpb_enabled controls the IBPB feature in the PRED_CMD model-specific register (MSR) if either IBPB SUPPORT or SPEC CTRL is present in cpuid (post microcode update). When ibpb enabled is set to 1, an IBPB barrier that flushes the contents of the indirect branch prediction is run across user mode or guest mode context switches to prevent user and guest mode from attacking other applications or virtual machines on the same host. In order to protect virtual machines from other virtual machines, ibpb enabled=1 is needed even if ibrs enabled is set to 2. If ibpb enabled is set to 2, indirect branch prediction barriers are used instead of IBRS at all kernel and hypervisor entry points (in fact, this setting also forces ibrs enabled to 0). ibpb enabled=2 is the default on CPUs that don't have the SPEC CTRL feature but only IBPB SUPPORT. ibpb enabled=2 doesn't protect the kernel against attacks based on simultaneous multi-threading (SMT, also known as hyperthreading); therefore, ibpb enabled=2 provides less complete protection unless SMT is also disabled. This feature addresses CVE-2017-5715, variant #2.

Customer and vendors can disable the ibpb implementation in microcode by passing "noibpb" to the kernel command line at boot, or dynamically with the debugfs control below:

echo 0 > /sys/kernel/debug/x86/ibpb_enabled

IBRS V.S. Retpoline on Skylake platform

- The problem with **Skylake+** is that an **RSB underflow** falls back to using a **BTB prediction**, which allows the attacker to take control of speculation[<u>A.C</u>].
- The concern is that the attacker could **poison** the **BTB** for a 'ret' instruction, as in the general case of the SP2 (conditional branch misprediction) attack, so that it predicts a branch to an address of the attacker's choice. Now *most* of the time, one might expect the target for that 'ret' to come from the **RSB**. But if there is a way to **force** the **RSB** to **empty**, or the attacker is just happy to keep trying, and wait for things like SMI to make it work every now and then, then it *might* be exploitable.
- Also remember that sibling threads share a BTB, so you can't rely on isolated straight-line codepath on the current cpu for safety. (e.g. by issuing an IBPB on every entry to supervisor mode).[A.C] <--- IBRS is the only way to mitigate Spectre V2 on Skylake?

Skylake limitation on retpoline underflow - refill the RSB d1c99108af3c Revert "x86/retpoline: Simplify vmexit_fill_RSB()"

- To prevent this, in some cases it may be necessary to "**refill**" the return stack to guarantee that underflow cannot occur[<u>pit</u>]. Cases which this applies to include:
 - When we transfer control into **protected execution** (so that we do not perturb the steps that it may have taken to preserve the integrity of their hardware return prediction).
 - Guest to **hypervisor transitions**, context-switches into a protected process, interrupt delivery (and return).
 - When we resume from a hardware sleep state which may not have preserved this cache (e.g., **mwait**).
 - When natural execution potentially **exhausts the return stack** in a protected application. (Note that this is a particular corner case, with more limited exploitability -- we expect that most binaries deploying retpoline protections will not require this specific mitigation.)

IBRS V.S. Retpoline on Skylake platform

- On Skylake the target for a 'ret' instruction may also come from the BTB. So if you ever let the RSB (which remembers where the 'call's came from get empty, you end up vulnerable.) Other than the obvious call stack of more than 16 calls in depth, there's also a big list of other things which can empty the RSB, including an SMI. Which basically makes retpoline on Skylake+ *very* hard to use reliably. The plan is to use IBRS there and not retpoline[woodhouse].
- A **naked indirect call** (with **IBRS enabled**) on Skylake and **a retpolined call** have approximately **the same cost**[<u>pit</u>].

Spectre V2 - Microcode

- Intel Microcode fix (#<u>intel-microcode 3.20180108.0~ubuntu16.04.2</u>)
 - sudo apt install -y intel-microcode
 - 1. install the initramfs-tools, iucode-tool and intel-microcode packages;
 - configure the system to use a initramfs created by initramfs-tools during boot (Debian kernels do this by default);
 - 3. make sure the initramfs for the kernel you will use was updated (it should have been done automatically for the default boot kernel, at least for Debian kernels), using "update-initramfs -u", and possibly "update-initramfs -u -k <kernel version>"
 - 4. reboot.
 - Where is the Intel microcode being installed?
 - /lib/firmware/intel-ucode/
 - How to disable the intel microcode loading at boot time:
 - "IUCODE_TOOL_INITRAMFS=no" in /etc/default/intel-microcode
 - Or purge the package.

Spectre V2 - Microcode

• Intel Microcode fix (#<u>intel-microcode 3.20180108.0~ubuntu16.04.2</u>)

- By default, the "iucool_tool --scan-system" scan the underlying CPU architecture to load specific microcode. "IUCODE_TOOL_SCANCPUS=no" will install all micro codes or installed specific micro code by 'IUCODE_TOOL_EXTRA_OPTIONS="".
- By default, the microcode module is disabled in modprobe.d/intel-microcode-blacklist.conf:
 - The microcode module attempts to apply a microcode update when it autoloads. This is not always safe, so we block it by default.
- In v4.4-rc1, the config name changed from MICROCODE_INTEL_EARLY to MICROCODE_INTEL
 - \$ git describe --contains fe055896c040df571e4ff56fb196d6845130057b
 v4.4-rc1~154^2~6

Intel: We now won't ever patch Spectre variant 2 flaw in these chips

Microcode Revision Guidance - April 2 2018

After a comprehensive investigation of the microarchitectures and microcode capabilities for these products, Intel has determined to **not release** microcode updates for these products for one or more reasons including, but not limited to the following:

- **Micro-architectural characteristics** that **preclude** a **practical implementation** of features mitigating Variant 2 (CVE-2017-5715)
- Limited Commercially Available System Software support
- Based on customer inputs, most of these products are implemented as "closed systems" and therefore are expected to have a lower likelihood of exposure to these vulnerabilities.

The list of CPU families Intel **won't** patch are:

Bloomfield, Bloomfield Xeon, Clarksfield, Gulftown, Harpertown Xeon CO, Harpertown Xeon EO, Jasper Forest, Penryn/QC, SoFIA 3GR, Wolfdale CO, Wolfdale MO, Wolfdale EO, Wolfdale RO, Wolfdale Xeon CO, Wolfdale Xeon EO, Yorkfield, Yorkfield Xeon.



Variant 3: rogue data cache load A.K.A MeltDown(CVE-2017-5754)

Meltdown PoC

<u>CPUs: information leak using speculative execution - Comment 2</u> is the PoC provided by Jann Horn.

<u>https://github.com/paboldin/meltdown-exploit</u> The meltdown PoC summarized from the <u>spectre paper</u>.

Meltdown mitigation

- Variant 3: rogue data cache load (CVE-2017-5754)
 - Mitigated by kernel **pti** patch set(previous name is **KAISER**)
 - [patch 00/60] x86/kpti: Kernel Page Table Isolation (was KAISER)
- All of the **stable kernel backports** are based on **KAISER**
 - Dave Hansen backported to v4.14
 - [PATCH 00/23] KAISER: unmap most of the kernel from userspace page tables
 - KAISER: hiding the kernel from user space
 - GregKH to 4.{4,9,14}
 - [PATCH 4.4 00/37] 4.4.110-stable review
 - Sasha Levin to 4.1
 - Hugh Dickins to 3.18 (git tree cannot be found?)
 - Ben Hutchings to 3.{2,16}
 - Juerg Haefliger to 3.13

Meltdown mitigation

Page Table Isolation (pti)

"nopti"/pti_enabled controls the Kernel Page Table Isolation feature,which isolates kernel pagetables when running in userland. This feature addresses CVE-2017-5754, also called variant #3, or Meltdown.

Customers and vendors can disable the PTI feature by passing "nopti" to the kernel command line at boot, or dynamically with the runtime debugfs control below:

echo 0 > /sys/kernel/debug/x86/pti_enabled

Performance impact

- Facts About the New Security Research Findings and Intel® Products
- Firmware Updates and Initial Performance Data for Data Center Systems
- Intel Security Issue Update: Initial Performance Data Results for Client Systems
- <u>Speculative Execution Exploit Performance Impacts Describing the performance impacts to</u> <u>security patches for CVE-2017-5754 CVE-2017-5753 and CVE-2017-5715</u>

Variant 4: Speculative Store Bypass (CVE-2018-3639)

Overview of Speculative Store Bypass

Assume that a key K exists. The attacker is allowed to know the value of M, but not the value

of key K. X is a variable in memory.

1. X = &K; // Attacker manages to get variable with address of K stored into pointer X

<at some later point>

2. X = &M; // Does a store of address of M to pointer X

3. Y = Array[*X & 0xFFFF]; // Dereferences address of M which is in pointer X in order to

// load from array at index specified by M[15:0]

When the above code runs, the load from address X that occurs as part of step 3 may execute speculatively and, due to memory disambiguation, initially receive a value of address of K instead of the address of M. When this value of address of K is dereferenced, the array is speculatively accessed with an index of K[15:0] instead of M[15:0]. The CPU will later reexecute the load from address X and use M[15:0] as the index into the array. However, the cache movement caused by the earlier speculative access to the array may be analyzed by the attacker to infer information about K[15:0].

Ref: [11][13][14] PoC:[12]

Supplementary Information

(Spectre / Variant 2 Mitigation with IBRS Spectre

Spectre / Variant 2 Mitigation with IBRS

CPU	Microcode update	Use retpoline	IBRS Dynamic	IBRS Always On
non-Intel	?	Yes, default to conservative?	?	?
All Current Intel CPUs	Yes	Yes, Default	If IBRS available, users can opt-in	Opt-in if more paranoid
Future Work	N/A	Not needed, but not harmful	Not recommended	Default if CPU enumerates "cheaper" IBRS

Affected ARM Cores of Spectre & Meltdown

Processor	Variant 1	Variant 2	Variant 3	Variant 3a
Cortex-R7	Yes*	Yes*	No	No
Cortex-R8	Yes*	Yes*	No	No
Cortex-A8	Yes (under review)	Yes	No	No
Cortex-A9	Yes	Yes	No	No
Cortex-A15	Yes (under review)	Yes	No	Yes
Cortex-A17	Yes	Yes	No	No
Cortex-A57	Yes	Yes	No	Yes
Cortex-A72	Yes	Yes	No	Yes
Cortex-A73	Yes	Yes	No	No
Cortex-A75	Yes	Yes	Yes	No

https://developer.arm.com/support/security-update

References

[1]. Jump Over ASLR: Attacking Branch Predictors to Bypass ASLR

[2]. <u>MAMAS - Computer Architecture - Branch Prediction - by Dr. Avi Mendelson</u>

[3]. <u>Computer Structure - Advanced Branch Prediction - by Lihu Rappoport and</u> <u>Adi Yoaz</u>

[4]. <u>ECE 4100/6100 Advanced computer architecture - Prof. Hsien Hsin Lee - L12</u> <u>P6 and NetBurst Microarchitecture</u>

[5]. <u>Reading privileged memory with a side-channel - by Jann Horn</u>

[6]. <u>Cache Side-Channel Attacks and the case of Rowhammer Daniel Gruss IAIK,</u> <u>Graz University of Technology</u>

[7]. <u>Last-Level Cache Side-Channel Attacks are Practical - paper</u>

[8]. <u>Last-level cache side channel attacks are practical - slide - Fangfei Liu, Yuval</u> <u>Yarom, Qian Ge, Gernot Heiser and Ruby B. Lee</u> [9]. <u>CPUs: information leak using speculative execution by Jann Horn - Comment</u> <u>5</u>

[10].

http://snapshot.debian.org/archive/debian/20170701T224614Z/pool/main/l/linu x/linux-image-4.9.0-3-amd64_4.9.30-2%2Bdeb9u2_amd64.deb

[11]. <u>Speculative Execution Side Channel Mitigations. Revision 2.0 - Intel</u>

[12]. <u>speculative execution, variant 4: speculative store bypass</u>

[13]. Intel Analysis of Speculative Execution Side Channels. Revision 3.0 - Intel

[14]. <u>Ubuntu KB - Spectre v4</u>

Branch prediction Related Reference

[15]. <u>Com 506 Computer Design - Lecture 3 Branch Prediction - Prof. Taeweon</u> <u>Suh</u>

Branch Prediction Related Reference

[16]. Lecture 9 - Branch Prediction

[17]. <u>CPE 631: Branch Prediction - University of Alabama in HuntsVille -</u> <u>Aleksandar Milenkovic</u>

[18]. <u>Computer Architecture - Advanced Branch Prediction - by Dan Tsafrir -</u> 2012/05/21

- [19]. <u>Dynamic Branch Predictor EE524 Cpts561 Computer Architecture</u>
- [20]. <u>Determining Branch Direction</u>

[21]. <u>18-447 Computer Architecture - Lecture 10 - Branch Prediction II - Prof.</u> <u>Onur Mutlu - Carnegie Mellon University</u>

[22]. <u>ECE 4100/6100 Advanced computer architecture - Lecture 5 Branch</u> <u>Prediction - Prof. Hsien Hsin Lee - Georgia Institute of Technology</u>

Branch Prediction Related Reference

[23]. <u>Microbenchmark and Mechanisms for reverse engineering of branch</u> <u>predictor structure - LaCASA laboratory - Alabama Huntsville</u>

[24]. <u>Prediction and Speculation</u>

[25]. <u>Advanced Microarchitecture - Lecture 4 Branch Predictor - Georgia</u> <u>Technology Institute</u>

[26]. <u>Advanced Branch Predictors - Guang Pan, Ming Lu</u>

[27]. <u>Computer Architecture CS6354 - Branch Prediction - Samira Khan -</u> <u>University of Virginia</u>

[28]. <u>Bimode cascading: Adaptive Rehashing for ITTAGE Indirect Branch</u> <u>Predictor - The university of Tokyo</u>